

Claims:

What is claimed is:

1. A method of stabilizing chrominance subcarrier generation in a video signal comprising
the steps:
a. calculating a time shift occurring in an output waveform;
b. converting the time shift into an equivalent phase shift; and
c. sending a phase correction number to a waveform generator block according to
the equivalent phase shift.
2. The method according to claim 1 wherein the time shift is calculated for each video line.
3. The method according to claim 1 wherein calculating a time shift in an output waveform
comprises:
a. calculating DELT, the amount of time the output waveform is shifted; and
b. calculating TAV, the average period of the output waveform.
4. The method according to claim 3 wherein the amount of time the output waveform is
shifted DELT is given by:
$$\text{DELT} = B * \text{TAU}$$

where B is the sum of a sequence of digital numbers outputted by a limiter and TAU is a
delay of one delay element.
5. The method according to claim 3 wherein the average period of the output waveform

2 TAV is given by:

3
$$TAV = (2^m/F2) * ((32-Q)*TAU)$$

4 where TAU is the delay of one delay element, F2 is the frequency control number from a
5 subcarrier phase locked loop, Q is an average value of a clockout period and m is a number of
6 bits stored in a register.

1 6. The method according to claim 1 wherein converting the time shift to an equivalent phase
2 shift of the output waveform DELP is given by:

3
$$DELP = \text{Fracof} * ((B*F2)/(2^m*(32-Q))) * 360$$

4 where B is the sum of a sequence of digital numbers outputted by a limiter, F2 is the
5 frequency control number from a subcarrier phase locked loop, Q is an average value of a
6 clockout period, m is a number of bits stored in a register and Fracof is a fractional cycle shift.

1 7. The method according to claim 1 wherein sending a phase correction number PHQ to a
2 waveform generator block according to the equivalent phase shift is given by:

3
$$PHQ = \text{Fracof} * ((-B*F2)/(2^m*(32-Q))) * 2^k$$

4 where k is the number of bits in a look up table, B is the sum of a sequence of digital
5 numbers outputted by the limiter, F2 is the frequency control number from a subcarrier phase
6 locked loop, Q is the average value of a clockout period, m is the number of bits stored in a
7 register and Fracof is the fractional cycle shift.

1 8. The method according to claim 1 wherein the phase correction number will remove the
2 phase shift from the output waveform.

- 1 9. The method according to claim 1 wherein the phase correction number will be sent to a
2 waveform generator block according to the equivalent phase shift for each video line.
- 1 10. An apparatus for stabilizing chrominance subcarrier generation in a video signal, the
2 apparatus comprising:
3 a. a clock generator circuit;
4 b. a digital phase detector;
5 c. a digital loop filter;
6 d. a waveform generator; and
7 e. a phase correction block.
- 1 11. The apparatus of Claim 10 wherein the apparatus may also comprise a serializer.
- 1 12. The apparatus of Claim 10 wherein the clock generator circuit includes:
2 a. an oscillator;
3 b. a phase accumulator/ logic block;
4 c. a multiplexor;
5 d. a phase comparator; and
6 e. a plurality of delay elements.
- 1 13. The clock generator circuit of Claim 12 wherein the plurality of delay elements are
2 coupled serially in a ring formation such that an output of the last delay element is
3 coupled to the input of the first delay element.

- 1 14. The clock generator circuit of Claim 12 wherein each of the plurality of delay elements
2 have an identical delay time.
- 1 15. The clock generator circuit of Claim 12 wherein the oscillator generates a CLOCKIN
2 signal.
- 1 16. The clock generator circuit of Claim 12 wherein the CLOCKIN signal is coupled with a
2 first input of the phase comparator.
- 1 17. The clock generator circuit of Claim 12 wherein the output of the plurality of delay
2 elements is also coupled to a second input of the phase comparator.
- 1 18. The clock generator circuit of Claim 12 wherein an output of the phase comparator is
2 coupled with each of the plurality of delay elements in order to effectuate delay
3 adjustment.
- 1 19. The clock generator circuit of Claim 12 wherein an output of each of the plurality of
2 delay elements is coupled with a corresponding input of the multiplexor.
- 1 20. The clock generator circuit of Claim 12 wherein the CLOCKIN signal and the output of
2 the last delay element are compared in the phase comparator.
- 1 21. The clock generator circuit of Claim 12 wherein the phase comparator adjusts the delay of
2 each of the plurality of delay elements such that a combined delay of the plurality of delay

3 elements is equal to one cycle of the CLOCKIN signal.

1 22. The apparatus of Claim 10 wherein the digital loop filter consists of a K1 path and a K2
2 path.

1 23. The digital loop filter of Claim 22 wherein a phase error for each video line coming from
2 the digital phase detector is inputted into the K2 path that includes:
3 a. a first scaler;
4 b. a first summer;
5 c. a first limiter;
6 d. a first register; and
7 e. an accumulator block.

1 24. The K2 path of Claim 23 wherein the first scaler multiplies the phase error by a constant
2 K2.

1 25. The K2 path of Claim 23 wherein the first summer sums an output of the first scaler with
2 an output Q of the first register..

1 26. The K2 path of Claim 23 wherein an output of the first summer is coupled with an input
2 of the first limiter.

1 27. The K2 path of Claim 23 wherein an output of the first limiter is coupled with an input of
2 the first register.

- 1 28. The K2 path of Claim 23 wherein the output Q of the first register is coupled with an
2 input of the first summer.

3 29. The K2 path of Claim 23 wherein the K2 path is split into an upper K2 path and a lower
4 K2 path.

1 30. The K2 path of Claim 23 wherein the lower bits from the output Q are coupled with the
2 accumulator block of the lower K2 path.

1 31. The K2 path of Claim 23 wherein the upper bits from the output Q are coupled with the
2 upper K2 path.

1 32. The digital loop filter of Claim 23 wherein the phase error for each video line coming
2 from the digital phase detector is inputted into the K1 path that includes:
3 a. a second scaler;
4 b. a second limiter;
5 c. a second register;
6 d. a second summer; and
7 e. a third limiter.

1 33. The K1 path of Claim 32 wherein the second scaler multiplies the phase error by a
2 constant K1.

